Sr. Engineer, Layout Design

About SiTime SiTime is the Precision Timing company. Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT. Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com . Job Summary The Senior Layout Design Engineer will lead top-chip, block-level and perform custom Analog Layout Design for CMOS and BiCMOS circuits. This role includes reviewing and coordinating work performed by offshore layout designers, training junior layout engineers and offshore contractors, contributing to the development of standard layout methodologies across sites, and helping establish processes and procedures that ensure high-quality layout design Responsibilities Collaborate remotely with local and global design and layout teams across multiple design centers and time zonesLead and perform custom analog layout design at the chip and functional block, block, sub-block, leaf cell, and standard cell levels for CMOS and BiCMOS circuitsExecute schematic-driven layout design while adhering to design constraintsCreate area-efficient functional block layouts that meet circuit design requirementsDevelop top-chip and block-level floor plans, power distribution networks, shielding structures, and device-matching layoutsVerify layouts and ensure successful DRC, LVS, and ERC signoffPerform chip-level routing and other layout-related activitiesOwn chip-chip integration, verification, and tape-out activitiesProvide support for additional projects as required by managementTrain and mentor junior layout engineers and offshore layout contractorsContribute to the development of common best practices and workflows across all sitesHelp establish and improve processes and procedures to achieve high layout quality Qualifications & Requirements BA/BS degree in Layout Design or a related field, or equivalent experience8+ years of experience in layout design for analog and full-custom digital blocksExperience with TSMC 180nm, 65nm, 22nm process technologiesProficiency with layout editing tools in the Cadence Virtuoso design environmentSolid working knowledge of DRC, LVS, and ERC debugging using Cadence PVS or Mentor CalibreUnderstanding of layout concepts, including parasitics, matching, crosstalk, layout-dependent effects, latch-up, IR drop, electromigration (EM), and deep N-well and NTN isolationStrong ability to solve device matching, electromigration, signal integrity, and power distribution challenges while meeting area constraintsExperience with chip-level floorplanning and analog block integrationExperience with chip-level integration, verification, and tape-outAbility to use productivity-enhancing tools and design scripts to automate and improve workflow efficiencyMust be able to lift, push, and pull up to 5 lbs Desired Characteristics & Attributes Strong attention to detail; organized, accurate, and able to develop efficient layout techniquesProven track record of delivering work on timeSelf-motivated team player with strong communication skillsAbility to work effectively in a fast-paced, collaborative team environment Compensation Range At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent. The annual base salary range for this role is $124,920.00 - $171,770.00. The final offer is determined by factors such as location, experience, education and training. In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success. SiTime is an Equal Opportunity Employer . We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program. Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique. Innovation on Top – Philosophies of Innovation with Rajesh Vashist Fabrication Knowledge – An Interview with Rajesh Vashist SiTime Corporation – YouTube