Senior SerDes Analog Design

About the role

A SerDes analog designer focusing on 100Gbps+ wireline technologies (TX and RX path).

Responsibilities

• Develop cutting-edge circuits and architectures for ultra-high speed wireline communication systems.
• Drive the development of high performance transistor level design starting from initial specification, through design and layout supervision, silicon evaluation and characterization to final product introduction to market.
• Work with customers to define products that address their needs.

Requirements

• 10+ years of experience in high-performance analog or mixed-signal IC development in advanced CMOS processes.
• Familiarity with high-speed analog design and building block circuits for SERDES technology such as ADC/DAC, CTLE, CDR, PLL etc.
• Track record of successfully taking designs to production.
• Experience with evaluating silicon on bench and familiarity with standard lab equipment.
• Strong intuitive and analytical understanding of transistor-level circuit design including noise and mismatch analysis.
• Experience with analog and digital behavioral modeling, and/or synthesis of digital control blocks.
• Familiar with Cadence schematic capture, virtuoso, Spectre and/or HSPICE circuit simulation tools.
• MATLAB understanding would be preferred but not mandatory.
• Familiar with designing circuits for electromigration and ESD compliance in submicron CMOS process.
• Familiar with layout parasitic extraction tools and layout dependent impairments in advanced CMOS processes.
• Able to work independently, create and adhere to schedules.
• Strong written and verbal communication skills with an ability to work with teams spread across geographic locations.

Qualifications

• Experience with designing circuits for electromigration and ESD compliance in submicron CMOS process.
• Familiar with Cadence schematic capture, virtuoso, Spectre and/or HSPICE circuit simulation tools.
• MATLAB understanding would be preferred but not mandatory.
• Familiar with designing circuits for electromigration and ESD compliance in submicron CMOS process.
• Able to work independently, create and adhere to schedules.
• Strong written and verbal communication skills with an ability to work with teams spread across geographic locations.

Skills

• High-performance analog or mixed-signal IC development in advanced CMOS processes.
• Familiarity with high-speed analog design and building block circuits for SERDES technology such as ADC/DAC, CTLE, CDR, PLL etc.
• Experience with evaluating silicon on bench and familiarity with standard lab equipment.
• Strong intuitive and analytical understanding of transistor-level circuit design including noise and mismatch analysis.
• Experience with analog and digital behavioral modeling, and/or synthesis of digital control blocks.
• Familiar with Cadence schematic capture, virtuoso, Spectre and/or HSPICE circuit simulation tools.
• MATLAB understanding would be preferred but not mandatory.
• Familiar with designing circuits for electromigration and ESD compliance in submicron CMOS process.
• Familiar with layout parasitic extraction tools and layout dependent impairments in advanced CMOS processes.
• Able to work independently, create and adhere to schedules.
• Strong written and verbal communication skills with an ability to work with teams spread across geographic locations.

Benefits

• Exciting environment with amazing talent across multiple disciplines.
• Self-motivated individuals encouraged.
• Leadership qualities valued.
• Teamwork promoted.
• Diversity appreciated.
• Excellence rewarded.

Pay

We offer excellent compensation.

Schedule

We are looking for trailblazers to bring Omni Design’s vision to fruition.

Benefits

• Equal opportunity employer.

Company Information

We are looking for trailblazers to bring Omni Design’s vision to fruition. If you are interested in making an impact as part of a young, fast growing, cutting edge technology company, please reach out to us.

Contact Us

If you would like more information about how your data is processed, please contact us.