Jobs · Engineering · California

Physical IC Design Engineer

Broadcom · San Jose, CA · 1 wk ago
EngineeringFull-time

Responsibilities

  • Execution of Chip level Physical Verification & Issue Resolution
  • Work on setting up runsets for advance nodes and tool flows
  • Manage and guide rules related to top level floorplan, I/O and bump planning
  • Resolve physical design issues related to chip integration and assembly
  • Provide technical direction on verification methodologies including DRC, LVS, ERC, and PERC
  • Develop best practice guidelines for physical verification flows and runtime optimizations

Requirements

  • In-depth knowledge of Foundry rules, DFM
  • Experience in silicon tape-out and respins

Preferred qualifications

  • Bachelor's degree in Electrical Engineering and 8+ years of experience in physical design and verification
  • Master's degree in Electrical Engineering and 6+ years of experience in physical design and verification
  • Hands-on experience in running physical verification (LVS, DRC, ERC, PERC)
  • Experience in parasitic extraction tools i.e. StarRC, Quantus
  • Experience with EDA tools and flows such as ICV, Calibre and Pegasus EDA tools
  • Rule deck coding experience in ICV, Calibre or Pegasus EDA tools
  • Experience in resolving chip level DRC/LVS/EMIR issues for advance nodes and tape out experience
  • Electrical Rule Checking (ERC/PERC): Analyze ESD (Electrostatic Discharge), latch-up, floating gates, and power-domain isolation vulnerabilities
  • Density & Fill: Manage automated dummy metal, poly, and diffusion filling strategies to meet local and global density rules
  • Yield Enhancement (DFM): Implement Design for Manufacturability fixes, including critical area analysis (CAA), via-doubling, and edge-displacement rules.
  • Collaborate with physical design team to resolve critical top-level integration violations
  • Experience in scripting languages like Python, Tcl, or Perl
  • Excellent verbal and written communication skills

Pay

The annual base salary range for this position is To

Schedule

Must work in person at our San Jose site and no remote work allowed

Benefits

  • Medical, dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • Company paid holidays, paid sick leave and vacation time
  • Competitive and comprehensive benefits package

Similar jobs

IC Design Engineer

Berkeley LabBerkeley, CA· 1 wk ago
Research$125k–$153k/yrapply on lbl.referrals.selectminds.com

IC Design Engineer

BroadcomFort Collins, CO· 6 days ago
Engineeringapply on broadcom.wd1.myworkdayjobs.com

IC Design Engineer

Teledyne LeCroyChestnut Ridge, NY· 1 wk ago
Designapply on flir.wd1.myworkdayjobs.com

IC Design Engineer

Teledyne Technologies IncorporatedChestnut Ridge, NY· 1 wk ago
Engineering$114k–$151k/yrapply on flir.wd1.myworkdayjobs.com