Jobs · Engineering · California

Lead RTL Design Engineer

Cerebras · Sunnyvale, CA · 1 wk ago
On-siteEngineering$175k–$275k/yrFull-time

About the role

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture allows Cerebras to deliver industry-leading training and inference speeds; over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation. Cerebras works with the leading model labs, global enterprises, and cutting-edge AI-native startups.

Responsibilities

  • Drive all aspects of chip design, including Functional Specification, Micro-architecture, RTL development, Synthesis.
  • Manage external ASIC vendor through product development cycle.
  • Work closely with PD team members for design closure to meet PPA goals.
  • Work closely with Design verification and DFT teams for achieving the best functional and test coverage.
  • Collaborate with software and system teams to understand opportunities to deliver optimal performance and feature set for the product.
  • Debug silicon-level functional, timing, and power issues during bring up.

Requirements

  • Master’s degree in Computer Science, Electrical Engineering, or equivalent.
  • Can work in a hybrid work environment.
  • 8-15 years of experience in delivering complex, high performance high quality RTL designs.
  • Experience with Front End Chip integration and third-party IP integration.
  • Demonstrated experience in networking, high-performance computing, machine learning or related fields.
  • Proven track record of multiple silicon success.
  • Experience collaborating and managing external vendors.
  • Experience with designing/integrating high speed IO.
  • Networking stack experience including TCP/IP, RDMA and Ethernet.
  • Knowledge of PCIe, CPU interfaces and Serdes technology.
  • Working knowledge of scripting tools : Python, TCL.

Assets

  • Experience with FPGA development toolchain, including Place and Route, Floor planning and Timing Analysis is a plus.

Pay

The base salary range for this position is $175,000 to $275,000 annually. Actual compensation may include bonus and equity, and will be determined based on factors such as experience, skills, and qualifications.

Why Join Cerebras

About People who are serious about software make their own hardware. At Cerebras, we have built a breakthrough architecture that is unlocking new opportunities for the AI industry. With dozens of model releases and rapid growth, we’ve reached an inflection point in our business. Members of our team tell us there are five main reasons they joined Cerebras:

  • Build a breakthrough AI platform beyond the constraints of the GPU.
  • Publish and open source their cutting-edge AI research.
  • Work on one of the fastest AI supercomputers in the world.
  • Enjoy job stability with startup vitality.
  • The simple, non-corporate work culture that respects individual beliefs.

Apply Today

Find out more about what it's like to work at Cerebras here!

Similar jobs

Lead Design Engineer

DescriptSan Francisco Bay Area· 2 wk ago
Engineering$247k–$280k/yrapply on boards.greenhouse.io

Lead Design Engineer

CadenceSan Jose, CA· 2 wk ago
Engineering$115k–$213k/yrapply on cadence.wd1.myworkdayjobs.com