FPGA Design / Verification Engineer
About the role
The selected candidate will be responsible for FPGA development on R&D program. This engineer will have experience in developing, testing, and integrating high speed digital design, high speed communication and system-on-chip (SOC) implemented on FPGA platforms.
Responsibilities
- Experience with Xilinx Ultrascale FPGA platforms, Xilinx Vivado tool suite required.
- Fluent in VHDL language (additional knowledge of Verilog/SystemVerilog a plus).
- Candidate with Spacewire knowledge/experience preferred.
- Experience with Python also desirable.
- Help develop more affordable ways to automate and develop scripts to improve FPGA development efforts on ground test equipment for space missions.
- Cross discipline collaboration with Test, Integration, Software, Systems Architects and Digital Circuit designers to create leading edge products for future business growth, contributing to complex systems employing high speed networking concepts.
- Contribute to design, simulation, verification, integration & test of complex, high speed products.
Requirements
Experience with Xilinx Ultrascale FPGA platforms, Xilinx Vivado tool suite required.
Qualifications
Fluent in VHDL language (additional knowledge of Verilog/SystemVerilog a plus).
Skills
- Python
Benefits
Candidate with Spacewire knowledge/experience preferred.
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A
Pay
N/A
Schedule
N/A
Benefits
N/A