SoC Physical Design Senior Manager, HBM
for section headings: About the role, Responsibilities, Requirements, Qualifications, Skills, Benefits, Pay, Schedule. Include only sections that have real specific content.
We must not repeat job title as heading. No Job ID. Remove boilerplate: cookie/navigation/legal/EEO/equal-opportunity/scam-warning boilerplate, duplicated lines, application instructions.
We need to preserve all substantive information.
Let's parse content:
- Vision statement: "Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever."
- Role description: "As an SoC Physical Design Senior Manager, HBM in the Heterogeneous Integration Group (HIG), you will lead a team of physical design and physical verification engineers responsible for implementation of advanced HBM SoC logic/base die designs from netlist to GDSII. You will work closely with RTL design, verification, DFT, IP providers, packaging/assembly, and manufacturing teams to deliver best‑in‑class PPA (performance, power, area) and robust signoff collateral for tapeout. This is a hands‑on role with opportunities to own blocks or top‑level integration across multiple product generations."
- Key Responsibilities: list bullet points.
- Required Qualifications: list bullet points.
- Preferred Qualifications: list bullet points.
- Pay: "The US base salary range that Micron Technology estimates it could pay for this full-time position is: $177,000.00 - $309,000.00 a year Additional Compensation May Include Benefits, Bonuses And Equity. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits."
- Benefits: "As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits."
- EEO etc: remove.
- Additional lines: "Micron Prohibits the use of child labor..." etc: remove.
- AI alert etc: remove.
- Fraud alert: remove.
We need sections: About the role (maybe include vision + role description). Responsibilities (Key Responsibilities). Requirements (maybe Required Qualifications). Qualifications (maybe Preferred Qualifications). Skills? Could combine but we need to follow instruction: Use headings only when posting has real specific content. We have content for About the role, Responsibilities, Required Qualifications, Preferred Qualifications, Benefits, Pay. No explicit Skills section separate; we could omit Skills. Schedule not mentioned; omit.
We must not create Pay/Schedule/Benefits unless posting actually states them. Pay is stated, Benefits stated. So include Pay and Benefits sections.
We need to use for each section heading. Use - for any list of duties/requirements/benefits. Use
for prose.
We must preserve all substantive information; do not invent or summarize away detail. So we need to include all bullet points exactly as given (maybe rephrase? but must preserve info). We'll copy bullet points.
Let's extract bullet points:
Key Responsibilities (as listed):
- Recruit, develop, and mentor a team of physical design engineers delivering HBM base die products.
- Plan project resourcing requirements and timelines.
- Prioritize resources across projects and individual assignments to meet aggressive product delivery schedules.
- Drive physical implementation for SoC blocks and/or top-level including floorplanning, placement, CTS, routing, and physical optimization to meet PPA targets.
- Drive timing closure (setup/hold) across multi-mode/multi-corner (MMMC) scenarios; partner with RTL, architecture, and STA/signoff to converge designs.
- Collaborate with design and integration teams to ensure clean implementation of clocking/reset strategy, power architecture, and SoC integration requirements.
- Integrate and implement complex IP (e.g., controllers, microcontrollers, NOC, interfaces, MBIST/DFT logic, buffers, PHY‑adjacent logic) with focus on robust physical integration and timing/power integrity.
- Perform and/or coordinate physical signoff including DRC/LVS, IR drop/EM, and timing signoff, addressing violations efficiently.
- Support tapeout execution (checklists, ECO flows, signoff reviews) and contribute to post-silicon debug by correlating silicon behavior with PD/STA/power analysis.
- Identify flow gaps and improve productivity through scripting/automation and best-practice methodology development.
- Drive agentic AI development initiatives and develop AI/LLM driven workflows.
Required Qualifications:
- Strong experience in SoC physical design implementation from netlist to GDSII on advanced nodes and complex designs.
- Proficiency with industry EDA tools (e.g., Cadence Innovus/Tempus, Synopsys ICC2/PrimeTime, Siemens Calibre or equivalent).
- Solid understanding of STA fundamentals, clocking, constraints (SDC), and common closure techniques (buffering, path shaping, useful skew, etc.).
- Experience with power intent and power delivery considerations (e.g., UPF/CPF concepts, power grid planning, power gating implications).
- Familiarity with physical verification/signoff concepts: DRC, LVS, ERC, parasitic extraction awareness, and signoff handoff quality.
- Exposure to hierarchical physical design, top-level assembly, partitioning guidelines, and large-scale integration methodology.
- Knowledge of IR/EM analysis, noise, coupling/crosstalk considerations, and mitigation strategies.
- Proven tapeout history on advanced foundries (e.g., TSMC) and understanding of full-cycle SoC development flows.
- Ability to work in a global, cross-functional environment with strong communication and debugging skills.
- Experience implementing AI flows and using agentic AI and LLMs.
Preferred Qualifications:
- Experience with HBM / DRAM adjacent SoC designs, or memory-subsystem-heavy SoCs.
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
- Minimum 15 years of experience in a related field.
- Proven ability to mentor and develop junior engineers.
Benefits: we have prose about benefits. Could also list bullet points? The text includes: "We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays." Could turn into list but we can keep as
paragraphs. However instruction: Use
- for any list of duties/requirements/benefits. Benefits are described as list-ish but not explicitly bullet list. Safer to keep as
paragraphs.
Pay: we have prose about salary range. Could also present as
. Not a list.
About the role: combine vision statement and role description. Could be two paragraphs.
We must not include duplicated lines. Ensure we don't include boilerplate like "As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth." That's part of benefits section actually; it's okay.
We must not include EEO etc.
Now produce HTML fragment:
About the role
Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
As an SoC Physical Design Senior Manager, HBM in the Heterogeneous Integration Group (HIG), you will lead a team of physical design and physical verification engineers responsible for implementation of advanced HBM SoC logic/base die designs from netlist to GDSII. You will work closely with RTL design, verification, DFT, IP providers, packaging/assembly, and manufacturing teams to deliver best‑in‑class PPA (performance, power, area) and robust signoff collateral for tapeout. This is a hands‑on role with opportunities to own blocks or top‑level integration across multiple product generations.
Responsibilities
- Recruit, develop, and mentor a team of physical design engineers delivering HBM base die products.
- Plan project resourcing requirements and timelines.
- Prioritize resources across projects and individual assignments to meet aggressive product delivery schedules.
- Drive physical implementation for SoC blocks and/or top-level including floorplanning, placement, CTS, routing, and physical optimization to meet PPA targets.
- Drive timing closure (setup/hold) across multi-mode/multi-corner (MMMC) scenarios; partner with RTL, architecture, and STA/signoff to converge designs.
- Collaborate with design and integration teams to ensure clean implementation of clocking/reset strategy, power architecture, and SoC integration requirements.
- Integrate and implement complex IP (e.g., controllers, microcontrollers, NOC, interfaces, MBIST/DFT logic, buffers, PHY‑adjacent logic) with focus on robust physical integration and timing/power integrity.
- Perform and/or coordinate physical signoff including DRC/LVS, IR drop/EM, and timing signoff, addressing violations efficiently.
- Support tapeout execution (checklists, ECO flows, signoff reviews) and contribute to post-silicon debug by correlating silicon behavior with PD/STA/power analysis.
- Identify flow gaps and improve productivity through scripting/automation and best-practice methodology development.
- Drive agentic AI development initiatives and develop AI/LLM driven workflows.
Required Qualifications
- Strong experience in SoC physical design implementation from netlist to GDSII on advanced nodes and complex designs.
- Proficiency with industry EDA tools (e.g., Cadence Innovus/Tempus, Synopsys ICC2/PrimeTime, Siemens Calibre or equivalent).
- Solid understanding of STA fundamentals, clocking, constraints (SDC), and common closure techniques (buffering, path shaping, useful skew, etc.).
- Experience with power intent and power delivery considerations (e.g., UPF/CPF concepts, power grid planning, power gating implications).
- Familiarity with physical verification/signoff concepts: DRC, LVS, ERC, parasitic extraction awareness, and signoff handoff quality.
- Exposure to hierarchical physical design, top-level assembly, partitioning guidelines, and large-scale integration methodology.
- Knowledge of IR/EM analysis, noise, coupling/crosstalk considerations, and mitigation strategies.
- Proven tapeout history on advanced foundries (e.g., TSMC)
- for any list of duties/requirements/benefits. Use
for prose. We must preserve all substantive information; do not invent or summarize away detail. So we need to include all bullet points exactly as given (maybe rephrase? but must preserve info). We'll copy bullet points. Let's extract bullet points: Key Responsibilities (as listed): - Recruit, develop, and mentor a team of physical design engineers delivering HBM base die products. - Plan project resourcing requirements and timelines. - Prioritize resources across projects and individual assignments to meet aggressive product delivery schedules. - Drive physical implementation for SoC blocks and/or top-level including floorplanning, placement, CTS, routing, and physical optimization to meet PPA targets. - Drive timing closure (setup/hold) across multi-mode/multi-corner (MMMC) scenarios; partner with RTL, architecture, and STA/signoff to converge designs. - Collaborate with design and integration teams to ensure clean implementation of clocking/reset strategy, power architecture, and SoC integration requirements. - Integrate and implement complex IP (e.g., controllers, microcontrollers, NOC, interfaces, MBIST/DFT logic, buffers, PHY‑adjacent logic) with focus on robust physical integration and timing/power integrity. - Perform and/or coordinate physical signoff including DRC/LVS, IR drop/EM, and timing signoff, addressing violations efficiently. - Support tapeout execution (checklists, ECO flows, signoff reviews) and contribute to post-silicon debug by correlating silicon behavior with PD/STA/power analysis. - Identify flow gaps and improve productivity through scripting/automation and best-practice methodology development. - Drive agentic AI development initiatives and develop AI/LLM driven workflows. Required Qualifications: - Strong experience in SoC physical design implementation from netlist to GDSII on advanced nodes and complex designs. - Proficiency with industry EDA tools (e.g., Cadence Innovus/Tempus, Synopsys ICC2/PrimeTime, Siemens Calibre or equivalent). - Solid understanding of STA fundamentals, clocking, constraints (SDC), and common closure techniques (buffering, path shaping, useful skew, etc.). - Experience with power intent and power delivery considerations (e.g., UPF/CPF concepts, power grid planning, power gating implications). - Familiarity with physical verification/signoff concepts: DRC, LVS, ERC, parasitic extraction awareness, and signoff handoff quality. - Exposure to hierarchical physical design, top-level assembly, partitioning guidelines, and large-scale integration methodology. - Knowledge of IR/EM analysis, noise, coupling/crosstalk considerations, and mitigation strategies. - Proven tapeout history on advanced foundries (e.g., TSMC) and understanding of full-cycle SoC development flows. - Ability to work in a global, cross-functional environment with strong communication and debugging skills. - Experience implementing AI flows and using agentic AI and LLMs. Preferred Qualifications: - Experience with HBM / DRAM adjacent SoC designs, or memory-subsystem-heavy SoCs. - Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field. - Minimum 15 years of experience in a related field. - Proven ability to mentor and develop junior engineers. Benefits: we have prose about benefits. Could also list bullet points? The text includes: "We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays." Could turn into list but we can keep as
paragraphs. However instruction: Use
- for any list of duties/requirements/benefits. Benefits are described as list-ish but not explicitly bullet list. Safer to keep as
paragraphs. Pay: we have prose about salary range. Could also present as
. Not a list. About the role: combine vision statement and role description. Could be two paragraphs. We must not include duplicated lines. Ensure we don't include boilerplate like "As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth." That's part of benefits section actually; it's okay. We must not include EEO etc. Now produce HTML fragment:
About the role
Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
As an SoC Physical Design Senior Manager, HBM in the Heterogeneous Integration Group (HIG), you will lead a team of physical design and physical verification engineers responsible for implementation of advanced HBM SoC logic/base die designs from netlist to GDSII. You will work closely with RTL design, verification, DFT, IP providers, packaging/assembly, and manufacturing teams to deliver best‑in‑class PPA (performance, power, area) and robust signoff collateral for tapeout. This is a hands‑on role with opportunities to own blocks or top‑level integration across multiple product generations.
Responsibilities
- Recruit, develop, and mentor a team of physical design engineers delivering HBM base die products.
- Plan project resourcing requirements and timelines.
- Prioritize resources across projects and individual assignments to meet aggressive product delivery schedules.
- Drive physical implementation for SoC blocks and/or top-level including floorplanning, placement, CTS, routing, and physical optimization to meet PPA targets.
- Drive timing closure (setup/hold) across multi-mode/multi-corner (MMMC) scenarios; partner with RTL, architecture, and STA/signoff to converge designs.
- Collaborate with design and integration teams to ensure clean implementation of clocking/reset strategy, power architecture, and SoC integration requirements.
- Integrate and implement complex IP (e.g., controllers, microcontrollers, NOC, interfaces, MBIST/DFT logic, buffers, PHY‑adjacent logic) with focus on robust physical integration and timing/power integrity.
- Perform and/or coordinate physical signoff including DRC/LVS, IR drop/EM, and timing signoff, addressing violations efficiently.
- Support tapeout execution (checklists, ECO flows, signoff reviews) and contribute to post-silicon debug by correlating silicon behavior with PD/STA/power analysis.
- Identify flow gaps and improve productivity through scripting/automation and best-practice methodology development.
- Drive agentic AI development initiatives and develop AI/LLM driven workflows.
Required Qualifications
- Strong experience in SoC physical design implementation from netlist to GDSII on advanced nodes and complex designs.
- Proficiency with industry EDA tools (e.g., Cadence Innovus/Tempus, Synopsys ICC2/PrimeTime, Siemens Calibre or equivalent).
- Solid understanding of STA fundamentals, clocking, constraints (SDC), and common closure techniques (buffering, path shaping, useful skew, etc.).
- Experience with power intent and power delivery considerations (e.g., UPF/CPF concepts, power grid planning, power gating implications).
- Familiarity with physical verification/signoff concepts: DRC, LVS, ERC, parasitic extraction awareness, and signoff handoff quality.
- Exposure to hierarchical physical design, top-level assembly, partitioning guidelines, and large-scale integration methodology.
- Knowledge of IR/EM analysis, noise, coupling/crosstalk considerations, and mitigation strategies.
- Proven tapeout history on advanced foundries (e.g., TSMC)
- for any list of duties/requirements/benefits. Benefits are described as list-ish but not explicitly bullet list. Safer to keep as