Jobs · Engineering · California

Senior DFT Engineer

NVIDIA · Santa Clara, CA · 6 days ago
HybridEngineeringFull-time

About the role

Design-for-Test Engineering at NVIDIA involves crafting creative solutions for DFT architecture, verification, and post-silicon validation on some of the industry's most complex semiconductor chips.

Responsibilities

  • Implement state-of-the-art designs in test access mechanisms, IO BIST, memory BIST, and scan compression.
  • Develop and deploy DFT methodologies for next-generation products.
  • Mentor junior engineers on test designs and trade-offs including cost and quality.

Requirements

  • BSEE (or equivalent experience) with 5+ years, or MSEE with 3+ years of experience, or PhD in DFT or related domains.
  • Demonstrated knowledge and expertise in defining scan test plans, BIST including memories and IOs, fault modeling, ATPG, and fault simulation.
  • Excellent analytical skills in verification and validation of test patterns and logic on complex and multi-million gate designs using vendor tools.
  • Good exposure to cross-functional areas including RTL & clocks design, STA, place-n-route, and power, to ensure optimal trade-offs.
  • Experience in silicon debug and bring-up on the ATE with understanding of pattern formats, failure processing, and test program development.
  • Strong programming and scripting skills in Perl, Python, or Tcl desired.

Qualifications

  • Extraordinary written and oral communication skills with curiosity to work on rare challenges.

Skills

  • Knowledge of DFT methodologies and techniques.
  • Experience with test access mechanisms, BIST, and scan compression.
  • Ability to analyze and optimize test patterns and logic.
  • Proficiency in cross-functional areas such as RTL & clocks design, STA, place-n-route, and power.
  • Strong programming and scripting skills in Perl, Python, or Tcl.

Benefits

NVIDIA offers highly competitive salaries and a comprehensive benefits package. Equity and benefits are also available.

Pay

The base salary range is $136,000 - $218,500 for Level 3, and $168,000 - $264,500 for Level 4.

Schedule

Applications for this job will be accepted at least until July 12, 2026.

Similar jobs

Senior DfT Engineer

NXP SemiconductorsChandler, AZ· 6 days ago
Engineeringapply on nxp.wd3.myworkdayjobs.com

Senior DFT Engineer

K2 Space CorporationSeattle, WA· 2 wk ago
Engineering$170k–$250k/yrapply on grnh.se

Senior DFT Engineer

Amazon Web Services (AWS)Will County, IL· 1 wk ago
Consultingapply on amazon.jobs