Principal Mixed Signal Design Engineer
About the role
The ADI Industrial Team (Wilmington, MA) is seeking an experienced Principal Mixed Signal Design Engineer with high speed, fine-line analog CMOS experience for the IC development of new products. The candidate will collaborate in evolving an industry leading the Industrial portfolio into new and more highly integrated market segments. The candidate will have the opportunity to develop system level designs on chiplets working with fine line CMOS processes and collaborate closely with an experienced and motivated development team. The ideal candidate is a self-motivated individual and with strong technical, analytical and communication skills.
Then Responsibilities list. Check bullet punctuation: keep as given. Qualifications list. Skills list. Benefits: combine two sentences: "This position includes medical, vision and dental coverage, 401k, paid vacation, holidays, and sick time, and other benefits. This position qualifies for a discretionary performance-based bonus which is based on personal and company factors." Pay: "The expected wage range for a new hire into this position is $157,080 to $227,460. Actual wage offered may vary depending on work location, experience, education, training, external market data, internal pay equity, or other bona fide factors." Schedule: "Shift Type: 1st Shift/Days. Required Travel: Yes, 10% of the time." Now output.About the role
The ADI Industrial Team (Wilmington, MA) is seeking an experienced Principal Mixed Signal Design Engineer with high speed, fine-line analog CMOS experience for the IC development of new products. The candidate will collaborate in evolving an industry leading the Industrial portfolio into new and more highly integrated market segments. The candidate will have the opportunity to develop system level designs on chiplets working with fine line CMOS processes and collaborate closely with an experienced and motivated development team. The ideal candidate is a self-motivated individual and with strong technical, analytical and communication skills.
Responsibilities
- Lead the design and architecture of complex systems, ensuring high performance and reliability.
- Design wireline transmitters and receivers.
- Develop mixed-mode DFE designs.
- Design and implement clock & data recovery circuits.
- Collaborate on and refine VCO/PLL designs.
- Apply expertise in wireline equalization (analog & digital).
- Design custom high-speed digital circuits.
- Collaborate with cross-functional teams to integrate designs into larger systems.
- Provide technical leadership and mentorship to junior engineers.
- Present design concepts and results to stakeholders.
Qualifications
- BSEE required, MSEE preferred.
- 7+ years of experience in system design/architecture engineering and design integration.
- Proven experience in, RF or High Speed CMOS, and/or data converter design.
- Expertise in FinFET (16nm, 5nm) or fine-line planar analog CMOS (28 nm).
- Experience with SW-defined CMOS communications or radar system design.
- Proficiency in digitally-assisted high-speed analog design.
- Excellent presentation and writing/communication skills.
Skills
- Strong analytical and problem-solving abilities.
- Ability to work effectively in a team environment.
- Strong project management skills.
- Ability to adapt to rapidly changing technologies and methodologies.
Benefits
This position includes medical, vision and dental coverage, 401k, paid vacation, holidays, and sick time, and other benefits. This position qualifies for a discretionary performance-based bonus which is based on personal and company factors.
Pay
The expected wage range for a new hire into this position is $157,080 to $227,460. Actual wage offered may vary depending on work location, experience, education, training, external market data, internal pay equity, or other bona fide factors.
Schedule
Shift Type: 1st Shift/Days. Required Travel: Yes, 10% of the time.