Jobs · Quality Assurance · California

HSIO Test Solutions Engineering Lead

Marvell Technology · Irvine, CA · 2 wk ago
Quality AssuranceFull-time

About the Role

Marvell's Test Solutions Engineering (TSE) organization is seeking an experienced HSIO Test Solutions Engineering Lead to help define how next-generation silicon products are tested from architectural concept through high-volume manufacturing. TSE drives pre-silicon test strategy, DFT requirements, manufacturing test planning, and test chip validation. Partnering closely with Design, Validation, Product Engineering, and Test Engineering teams, TSE ensures products are architected for testability and equipped with the coverage, observability, and diagnostics required for successful product introduction, manufacturing ramp, and long-term quality.

Working at the forefront of advanced SerDes, chiplet, die-to-die, and mixed-signal technologies, you'll help solve some of the industry's most challenging test and characterization problems while influencing products long before they reach production.

Qualifications

Required Qualifications

  • BS, MS, or PhD in Electrical Engineering, Computer Engineering, Computer Science, Physics, or related field.
  • 10+ years of experience in semiconductor Test Engineering, Product Engineering, DFT, Silicon Validation, or related disciplines.
  • Strong understanding of semiconductor manufacturing, yield analysis, and qualification methodologies.
  • Demonstrated ability to lead complex cross-functional technical initiatives.

Experience In One Or More Of The Following Areas

  • High-speed SerDes technologies (56G, 112G, 224G and beyond)
  • PCIe, CXL, UCIe, or die-to-die interfaces
  • Design-for-Test (DFT)
  • Silicon validation and debug
  • Automated Test Equipment (ATE)
  • Production test development
  • Mixed-signal characterization and correlation

Preferred Qualifications

  • MS or PhD in Electrical Engineering, Computer Engineering, or related field.
  • Experience with Advantest 93K and/or Teradyne UltraFLEX platforms.
  • Experience with advanced packaging, chiplets, and heterogeneous integration technologies.
  • Experience supporting AI, networking, cloud, or data center products.
  • Python, automation, analytics, or test infrastructure development experience.

Responsibilities

Define Test Strategy and DFT Architecture

  • Develop test strategies and DFT requirements for advanced HSIO technologies.
  • Influence product testability, observability, and diagnostics during architecture and design phases.
  • Drive test planning and validation for next-generation SerDes, chiplet, and die-to-die architectures.

Lead Test Chip and Silicon Validation

  • Define and execute validation strategies for test chips and first-silicon bring-up.
  • Characterize IP and subsystem functionality across voltage, frequency, and temperature conditions.
  • Correlate validation results with manufacturing test requirements.

Enable Manufacturing Readiness

  • Develop production screening methodologies and manufacturing test plans.
  • Collaborate with Product Engineering and Test Engineering teams to enable production deployment.
  • Analyze production data and drive improvements in quality, yield, and test efficiency.

Drive Technical Leadership

  • Partner with Architecture, Design, DFT, Validation, Product Engineering, Reliability, and Manufacturing teams.
  • Lead cross-functional reviews and influence key technical decisions.
  • Mentor engineers and contribute to next-generation test methodologies and best practices.

Pay

Expected Base Pay Range (USD): $138,400 - $204,800 per annum. The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location, and market conditions. This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers.

Benefits

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage. Our offerings include:

  • Financial well-being: Employee stock purchase plan with a 2-year look back.
  • Family support: Programs to help balance work and home life.
  • Mental and physical health: Robust mental health resources to prioritize emotional well-being.
  • Recognition: Recognition and service awards to celebrate contributions and milestones.

Similar jobs

HSIO Validation Lead

NVIDIASanta Clara, CA· 1 mo ago
Engineeringapply on nvidia.wd5.myworkdayjobs.com

Test Engineering Lead

MACOMLowell, MA· 2 wk ago
Quality Assurance$120k–$160k/yrapply on macomtech.csod.com

Test Engineer Lead

Dunhill Professional Search & Government SolutionsUnited States· 1 wk ago
RemoteInformation Technology$125k–$155k/yrapply on recruiterflow.com