Hardware Engineer, RTL

About the role

The Role As an RTL Design Engineer at Normal, you will design and verify the digital logic at the heart of Normal's thermodynamic hardware. This work sits at the intersection of classical ASIC design, novel computing architectures, and a development environment where the hardware and the algorithms are built together, not in sequence. You will own RTL from microarchitecture to tapeout: writing microarchitecture specifications, creating synthesizable SystemVerilog, working with design verification engineers fully test the design using conventional and formal methods, and working closely physical design to make sure the design meets area and timing constraints.

What You'll Own

• RTL Design: Write and own synthesizable RTL in SystemVerilog across blocks ranging from datapath logic to control and memory interfaces.
• Microarchitecture: Work with architecture to translate high-level specifications into implementable microarchitectures.
• Verification: Work closely with the verification team to review verification plans, assist on debug, and become a partner in closing coverage.
• Physical Design Collaboration: Collaborate with physical design on timing closure, floorplanning constraints, and DFT.
• Design Reviews: Participate in design reviews and contribute to architecture decisions, not just implementation.
• Tapeout & Bring-up: Support tapeout preparation, integration, and post-silicon bring-up as needed.

What Makes You a Great Fit

• Hands-on experience writing production RTL in SystemVerilog and closing it through synthesis and place-and-route.
• Experience in closing coverage to a high level.
• At least one tapeout in your background, from any node and any company size.
• Experience working on datapaths, pipelines, or custom logic where the microarchitecture was not fully specified upfront.
• Strong debugging instincts across simulation, waveforms, and formal counterexamples.
• Able to work directly with architects and physical designers without needing a large intermediary layer.

Bonus Points

• Experience at an AI chip company where design and verification were tightly coupled.
• Open-source RTL contributions to projects like Chipyard, OpenTitan, or CVA6.
• Familiarity with RISC-V or other open ISAs.
• Experience with AI-assisted RTL or EDA tooling in your design workflow.
• Exposure to physical design constraints, floorplanning, or timing-driven RTL development.

Equal Employment Opportunity Statement

We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.

Accessibility Accommodations

Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at accommodations@normalcomputing.com.

Privacy Notice

By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Privacy Policy.