FPGA Design and Prototyping Engineer

About the role

As a member of the front-end design and integration team, you will help bring cutting-edge silicon designs to life. Working closely with Architecture, IP Design, Physical Design, Verification, Software, and Product Engineering teams, you will drive FPGA prototyping strategy and execution to enable first-pass silicon success.

The Person

The ideal candidate is a highly experienced FPGA prototyping engineer with strong technical leadership skills. You are detail-oriented, collaborative, and capable of driving complex technical initiatives while mentoring engineering teams and influencing cross-functional stakeholders.

Responsibilities

• Define and own the FPGA prototyping architecture, methodology roadmap, and platform strategy for complex SoCs, including partitioning, interconnects, clocking, debug infrastructure, and high-speed interfaces.
• Lead the development and deployment of FPGA prototype platforms, including RTL adaptation, implementation flows, verification infrastructure, regression environments, and system-level debug capabilities.
• Drive collaboration across Architecture, RTL Design, Verification, Emulation, Software, and Firmware teams to enable early hardware validation, software bring-up, and functional coverage goals.
• Provide technical leadership for FPGA prototyping engineers through mentoring, design reviews, best-practice development, project planning, and execution of key program milestones.
• Establish engineering processes, implementation methodologies, documentation standards, and continuous improvement initiatives to improve efficiency, quality, and scalability.
• Represent the FPGA prototyping organization in architecture reviews, program reviews, and customer-facing technical discussions while partnering with EDA and FPGA tool vendors to drive technology adoption and resolve complex technical challenges.

Qualifications

• 7+ years of experience in FPGA design, implementation, and SoC prototyping.
• Proven experience leading FPGA prototyping efforts for large-scale semiconductor programs.
• Hands-on experience with Synopsys HAPS and/or Cadence Protium platforms.
• Strong knowledge of multi-FPGA partitioning, board bring-up, and high-speed interfaces such as PCIe, DDR, Ethernet, USB, and HBM.
• Expert proficiency with AMD/Xilinx Vivado and Vitis toolchains.
• Deep expertise in FPGA timing closure, floorplanning, CDC analysis, pipel