Design Verification Engineer
AMD · Santa Clara, CA · Yesterday
HybridDesignFull-time
Key Responsibilities
- Verification Architecture & Testbench Development
- Develop robust UVM-based testbench architectures for IP, subsystem, and SoC-level verification.
- Drive test plan creation, feature mapping, and coverage strategy for complex networking and data-path IP.
- Develop high-quality SystemVerilog components: stimulus generators, agents, BFMs/transactors, scoreboards, checkers, assertions, and functional coverage models.
- Execution, Debug & Closure
- Own execution of verification plans, regression triage, and debug of architectural, functional, and performance issues.
- Root-cause complex failures across RTL, testbench, interfaces (PCIe/DDR/Ethernet), and system interactions.
- Optimize simulations, coverage closure, and verification sign-off methodology.
Tools & Methodology
- Use industry-standard simulation, debug, and analysis tools (VCS, Verdi/DVE, coverage tools, waveform analysis suites).
- Contribute to verification methodology improvements, automation, and infrastructure enhancements (Python/Tcl/Make).
Cross-Functional Collaboration
- Collaborate closely with RTL design, architecture, validation, firmware, and emulation/HAPS teams to ensure high-quality deliverables.
- Participate in design reviews, micro-architecture definition, and bring a verification perspective into early design stages.
- Mentor junior engineers and provide technical leadership within the verification team.
Languages & Tools
- Expert-level knowledge of SystemVerilog and UVM
- Strong hands-on experience with SystemVerilog simulators (VCS preferred) and waveform debuggers (Verdi/DVE)
- Proven experience in verifying complex IP/subsystems with test plans, coverage, and constrained-random methodologies
- Strong debug skills across architecture, RTL, and testbench layers
- Experience with industry protocols such as PCIe, AXI, Ethernet, DDR, DMA engines, or similar data-path components
- Scripting skills in Python, Perl, Shell, Tcl, or equivalent for automation and infrastructure
Preferred Qualifications
- Experience with performance verification, power-aware verification (UPF), or formal verification
- Familiarity with FPGA/HAPS-based validation and acceleration flows
- Understanding of networking or high-speed I/O pipelines
- Exposure to architectural modeling or C/C++ reference models