Chip Design and Verification Methodology Engineer

Hiring Company

TenX Semi

Role Responsibilities

• Drive Verification Methodology and Environment: Take responsibility for the full verification lifecycle of AI-generated design with maximal automation.
• Architect Test Environments: Write clean, modular, and reusable verification environments/harnesses that can scale across customer designs. Your environments will integrate simulation, formal verification, and emulation into a unified flow.
• Build Convergence Monitoring: Develop systems that track verification progress, measure coverage, and provide guarantees about design correctness. You will define what 'done' means for AI-generated designs.
• Deep-Dive Debugging: Go beyond pass/fail logs. You will build advanced tools to read, parse, and analyze waveforms, tracing signal dependencies to pinpoint the root cause of logic failure.
• Collaborate on AI Integration: Work closely with AI engineers to ensure verification feedback improves model accuracy. Your understanding of what makes RTL correct will shape how our AI learns.
• Formal Proof Generation: Develop formal proofs for critical design paths, ensuring that safety-critical properties hold under all conditions.

Qualifications

• Verilog and SystemVerilog Fluency: You have expert-level proficiency in writing Verilog and SystemVerilog. You understand the nuances of the language for both design (RTL) and verification (TB).
• SystemVerilog Assertions: You have strong experience writing SystemVerilog Assertions. You know how to write concurrent assertions to validate complex temporal protocols.
• UVM Expertise: You have deep experience with UVM methodology, including constrained-random verification, functional coverage, and scoreboards.
• Computer Architecture Fundamentals: You possess a solid understanding of Computer Architecture and Digital Design fundamentals (e.g., pipelines, FSMs, clock domain crossing, memory hierarchy, and coherence protocols).
• Waveform Analysis: You have proven ability to read and analyze simulation waveforms (using tools like Verdi, SimVision, or DVE) to resolve complex logic issues.
• Automation Mindset: You have strong Python/scripting skills and a passion for automating everything that can be automated.

Preferred

• Hands-on experience with commercial formal tools such as JasperGold or VC Formal. Experience with formal apps (Connectivity, CDC, RDC, CSR) is highly desirable.
• Deep knowledge of standard on-chip interface protocols like AXI, AHB, APB, CHI, PCIe, or CXL.
• Experience at EDA vendors (Synopsys, Cadence, Siemens) or leading semiconductor companies (Intel, AMD, NVIDIA, Qualcomm).
• Familiarity with AI/ML concepts and interest in how AI can transform chip design.

Why Join Us

We are reinventing how chips are designed to provide a seismic shift in the industry. The Chip Design and Verification Methodology Engineer will work at the intersection of AI, formal verification, and chip design, one of the most technically challenging but rewarding problems in engineering.

Salary

$150K/yr - $300K/yr

Benefits

Join an early team with the opportunity to shape both the product and the future of AI-native chip design.

Prioritization

All Jobright TNT roles are 100% real, directly hired by top AI startups we partner with, and come with priority review and higher response rates than the normal application queue.