Staff Silicon Architect, DeepMind

About the role

As a part of today's hyperscale AI competition, accelerators have become a strategic differentiator. In this role, you will help deliver codesigned systems that, unlike classic data center infrastructure, must meet future demands as our workloads continue to evolve and mutate. You will deploy new hardware in Google data centers through our projects to drive enhanced capabilities and efficiency, partner closely with the teams responsible for Google’s technical infrastructure to successfully deliver these systems.

Responsibilities

• Architect, design, and implement hardware for novel systolic array accelerators.
• Own subsystems up to the entire accelerator, carry the implementation of those subsystems from requirements through design sketches, implementation, timing closure, through tapeout, and into bringup and application mapping.
• Collaborate with application, algorithm, and performance-tuning experts to codesign solutions for the best efficiency, performance, and programmability.
• Write code for accelerators to meet up with production requirements at the system, library, and application levels.
• Bring a generalist approach to computer systems beyond specific hardware-related skills, interfacing with colleagues in a wide span of disciplines.

Requirements

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
• 10 years of experience with leading multiple design domains (Design For Test, Design Verification and Physical Design).
• 5 years of experience with logic design, computer architecture, and circuit theory.
• 5 years of experience in power or performance modeling or system performance analysis.

Preferred qualifications

• Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
• 2 years of experience in Linux kernel programming.
• Experience with processor core architectures (such as ARM, x86, RISC-V, etc.) and IPs commonly used in SoC designs.

Benefits

Individual pay is determined by factors including job-related skills, experience, and relevant education or training. US: $256000 - $278000 (USD) + 20% bonus target