Staff / Senior Staff Physical Design Engineer

About the role

Bolt Graphics is a semiconductor startup based in Sunnyvale, CA building the fastest and most efficient graphics processors. We pride ourselves on our first principles approach to solving problems. We are energized by our mission to reduce the barrier of entry for content creation and consumption. Our goal is to enable everyone to easily create, simulate and consume immersive experiences as vividly as they can imagine them.

Responsibilities

• Own end-to-end physical design flow: synthesis support, floorplanning, placement, CTS, routing, and signoff
• Drive timing closure (setup/hold) across multiple PVT corners using advanced STA methodologies (OCV/POCV)
• Perform and debug DRC/LVS/EM/IR issues and drive clean signoff
• Work closely with RTL, architecture, and verification teams for design convergence
• Handle ECO flows, including late-stage timing and functional fixes
• Optimize designs for power, performance, and area (PPA)
• Integrate and validate hard macros (SRAMs, IOs, analog blocks)
• Support GLS, SDF generation, and debug timing-related issues
• Develop and enhance automation scripts (TCL/Python) for PD flows
• Collaborate with foundry/vendor teams during tapeout and signoff

Requirements

• Bachelor’s/Master’s degree in Electrical Engineering or related field
• 8–12 years of experience in ASIC physical design
• Proven experience in full-chip or large block implementation and tapeouts
• Strong expertise in: Floorplanning and power planning, Placement, CTS, routing, and physical verification, Static Timing Analysis (STA) and timing closure
• Hands-on experience with industry-standard tools such as: Synopsys ICC2 / Cadence Innovus, Synopsys PrimeTime, Mentor Calibre
• Experience with advanced nodes (7nm and below preferred)
• Strong debugging and problem-solving skills

Qualifications

• Experience with low-power design techniques (UPF/CPF)
• Knowledge of EMIR analysis (e.g., Ansys RedHawk-SC)
• Familiarity with multi-voltage designs and power domains
• Experience with high-speed interfaces or complex SoCs (CPU/GPU/AI)
• Exposure to GLS and timing-related silicon debug
• Scripting expertise in Python/TCL

Preferred Qualifications

• Experience with low-power design techniques (UPF/CPF)
• Knowledge of EMIR analysis (e.g., Ansys RedHawk-SC)
• Familiarity with multi-voltage designs and power domains
• Experience with high-speed interfaces or complex SoCs (CPU/GPU/AI)
• Exposure to GLS and timing-related silicon debug
• Scripting expertise in Python/TCL

Benefits

• Medical, Dental, & Vision - 100% covered premiums
• Equity - Stock Options
• 401(k) match
• WFH

Pay

$200,000–$220,000 per year (California).

Schedule

This is an on-site role and will require presence in the office 5 days a week. No hybrid option is available.