Senior Physical Verification CAD Engineer
Responsibilities
Develop, maintain, and support Physical Verification (PV) flows across all Silicon projects, spanning early design (shift-left) through final signoff, including DRC, LVS, ERC, antenna, and advanced checks.
Own PV methodology, including guidelines, checklists, milestone definitions, and waiver strategies, ensuring consistent and predictable execution across programs and nodes.
Partner closely with Physical Design teams to:
- Enable early PV runs
- Debug complex DRC/LVS/ERC/PERC issues
- Identify systemic design or flow gaps and drive fixes to closure.
- Lead resolution of PV-related flow and design issues, including tool stability, runtime scalability, deck integration, waiver correctness, and cross-tool debug.
Drive cross-functional alignment with CAD, Technology, and external EDA partners (e.g., Siemens, Synopsys) to communicate PV requirements, influence roadmap priorities, and unblock execution at critical project milestones.
Support PDK and node enablement activities, ensuring PV flows are validated, production-ready, and aligned with foundry decks and internal signoff criteria across multiple technology variants.
Contribute to PV activities, including training material, documentation, onboarding labs, and continuous improvement of automation and debug infrastructure.
Qualifications
- Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
- Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
- Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
- Equivalent experience.
Other Qualifications:
- Ability to meet Microsoft, customer and/or government security screening requirements are required for this role.
- Experience with industry-standard PV tools, such as Calibre.
- Scripting skills in at least one language (TCL, Python, Perl, or equivalent) for flow automation, debug, and data analysis.
- Ability to debug complex, cross-domain issues, reason about root cause (design vs flow vs tool), and drive issues to closure across teams.
- BS + 12 years / MS + 10 years of relevant experience.
- SVRF rule or deck development experience, including customization, enablement, or debug support.
- Experience with advanced verification checks, such as: o PERC (including custom or CNOD-based checks) o ESD, EOS, level-shifter, and reliability-focused verification.
- Exposure to shift-left PV methodologies, TCIC flows, and early-stage verification strategies that improve convergence and reduce late-stage surprises.
- Prior experience contributing to or leading PV, methodology councils, or multi-project enablement efforts.