Jobs · Engineering · New York

Senior FPGA Design Engineer (Hybrid-Owego, NY)

Stage 4 Solutions · Owego, NY · 4 wk ago
On-siteEngineering$70–$80/hrFull-time

About the role

Senior FPGA Design Engineer for a global aerospace company. This is a 12‑month contract (extensions likely), 40‑hour‑per‑week (4‑day 10‑hour shifts) hybrid position located in Owego, NY. The role is a W‑2 position through Stage 4 Solutions, which offers health benefits and a 401(k) plan.

Responsibilities

  • Design, develop, verify, and integrate high‑speed FPGA/ASIC solutions using SystemVerilog/Verilog, including DSP, SoC, embedded processors, and high‑speed communication interfaces.
  • Support simulation, debugging, and hardware validation.
  • Develop more affordable ways to automate and create scripts to improve FPGA development efforts.
  • Collaborate cross‑discipline with Systems Architects, RF/Analog & Digital Circuit designers, and ASIC/FPGA engineers to create leading‑edge products for future business growth, contributing to complex systems employing high‑speed networking concepts.
  • Provide support and technical direction to junior engineers.
  • Contribute to overall design, simulation, verification, integration, and test of complex, high‑speed products.

Requirements

  • U.S. citizenship and eligibility to obtain a security clearance.
  • Bachelor of Science or higher in Electrical Engineering or a related discipline (or equivalent experience/combined education).
  • Minimum 9 years of experience as an FPGA Design Engineer.
  • Experience with FPGA design tools (Xilinx Vivado, Intel Quartus, Synopsys Synplify).
  • Proficiency in SystemVerilog.
  • Proficiency with HDL simulators, waveform viewers, and coverage tools.
  • Familiarity with hardware‑in‑the‑loop (HIL) test setups and test equipment (e.g., JTAG, logic analyzers).
  • Experience with version control systems and configuration management.

Skills

  • Proficient in UVM.
  • Proficient in C.

Benefits

  • Health benefits.
  • 401(k) plan.

Pay

$70.00/hr – $80.00/hr

Schedule

40‑hour‑per‑week (4‑day 10‑hour shifts)

Similar jobs

Senior FPGA Design Engineer

University of Southern CaliforniaArlington, VA· 4 days ago
Engineering$140k–$170k/yrapply on usccareers.usc.edu