Jobs · Information Technology · California

New Graduate Engineer, ASIC Design (Starshield)

SpaceX · Hawthorne, CA · 2 wk ago
On-siteInformation Technology$125k–$150k/yrFull-time

Responsibilities

  • Design digital ASICs and/or FPGAs for Starshield projects.
  • Evaluate architectural trade-offs based on features, performance requirements and system limitations.
  • Derive specifications for the subsystems and circuits, and work with modem/DSP and RFIC engineers to partition functions between hardware and software domains.
  • Define micro-architecture, implement the RTL in Verilog/System Verilog, integrate that in top level and deliver the fully verified, synthesis/timing clean design.
  • Work closely with verification team to ensure all aspects of the design are covered and verified.
  • Provide timing constraints for those IPs and support the physical implementation team (synthesis, timing closure, formality check).
  • Participate in silicon bring-up and validation.
  • Assist in the development of automated test lab equipment for lab measurements.

Qualifications

  • Bachelor’s degree in electrical engineering, computer engineering, or computer science.
  • Graduating with a bachelor’s degree, master’s degree, or PhD in 2026 or 2027.
  • 1+ years of experience in RTL implementation and/or FPGA/ASIC development.

Preferred Skills And Experience

  • Experience solving problems including clock domain crossings and power optimization.
  • Experience developing complex ASICs.
  • Experience with multicore CPU subsystem design.
  • Experience with standard bus protocols (e.g. AXI, AHB, etc.).
  • Experience with embedded processors.
  • Experience with high speed and low power design techniques.
  • Scripting skills (Python, TCL etc.).
  • Experience with EDA tools such as HDL simulators (e.g. VCS, Questa, IES), HDL Lint tools (e.g. Spyglass) and FPGA tools (e.g. Xilinx Vivado, Altera Quartus II).

Additional Requirements

  • Ability to work long hours and weekends as necessary to support critical milestones.
  • Willingness to travel for off-site testing.
  • An active TS-SCI clearance may provide the opportunity for you to work on sensitive SpaceX missions; if so, you will be subject to pre-employment drug and random drug and alcohol testing.

Similar jobs

ASIC Design Engineer

NVIDIASanta Clara, CA· 1 wk ago
Engineeringapply on nvidia.wd5.myworkdayjobs.com