ASIC Engineering Technical Lead - DFT

About the role

We are seeking a motivated, proactive, and intellectually curious ASIC Engineering Technical Leader with focus in Design-for-Test. In this role, you will be leading development of DFT solutions for next-generation ASICs for multi-100G to 1.6T coherent optical communications products.

Responsibilities

• Lead implementation of SSN, hierarchical test flow DFT architectures, including scan insertion, compression/decompression logic, memory BIST, and logic BIST, using Siemens Tessent, or Synopsys, tools for RTL and gate netlist DFT implementation.
• Generate and deliver ATPG test patterns for stuck-at, transition, cell aware and path delay fault models, drive scan-based diagnosis methodology for Silicon failure debug, and provide post-silicon testing and validation support.
• Responsible for evaluating design readiness for scan insertion through RTL and physical design Scan Design Rule Check (DRC) tools.
• Integration and verification of Design for Test (DFT) fabrics and IP within Subsystems.
• Perform simulation runs and debug for non-timing and back annotated timing (SDF) gate level simulations.
• Develop test scripts, automate processes, and analyze data using programming languages such as Python, Tcl, or C++.

Requirements

• Bachelor's + 8 years of related experience, or Master's + 6 years of related experience, or PhD + 3 years of related experience.
• Prior experience working with ASICs.
• Prior experience in scan insertion and DFT setup, integration and validation.
• Experience driving ASIC DFT execution from concept through tapeout.
• Experience working with ATE testers and test teams.
• RTL experience to understand and debugging issues pertaining to DFT.
• Ability to solve complex problems including clock domain crossings.
• Familiar with advanced silicon process and technology nodes for high speed and low power consumption.
• Strong implementation or integration of design blocks using Verilog/System Verilog.

Preferred Qualifications

• 10+ years of experience working with ASICs.
• 10+ years of experience in scan insertion and DFT setup, integration and validation.
• Experience driving ASIC DFT execution from concept through tapeout.
• Experience working with ATE testers and test teams.
• RTL experience to understand and debugging issues pertaining to DFT.
• Ability to solve complex problems including clock domain crossings.
• Familiar with advanced silicon process and technology nodes for high speed and low power consumption.
• Strong implementation or integration of design blocks using Verilog/System Verilog.

Benefits

At Cisco, we offer a comprehensive benefits package including medical, dental, and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Additional benefits include paid holidays, paid time off, and optional paid days off for personal wellness. For quota-based sales roles, incentive compensation is also available based on performance.

Pay

The starting salary range for this position is $149,100.00 to $218,900.00, reflecting the projected salary range for new hires in U.S. and/or Canadian locations. Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training.

Schedule

Cisco offers a flexible vacation time off program for exempt employees, with no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations).